summaryrefslogtreecommitdiff
path: root/utils/TableGen/X86RecognizableInstr.h
Commit message (Expand)AuthorAge
* TableGen/X86RecognizableInstr.h: Prune out-of-date "@param isSSE". [-Wdocumen...NAKAMURA Takumi2014-02-02
* Merge x86 HasOpSizePrefix/HasOpSize16Prefix into a 2-bit OpSize field with 0 ...Craig Topper2014-02-02
* Merge HasVEXPrefix/HasEVEXPrefix/HasXOPPrefix into a 2-bit 'encoding' field i...Craig Topper2014-02-02
* Separate x86 opcode maps and 0x66/0xf2/0xf3 prefixes from each other in the T...Craig Topper2014-01-31
* Move REP out of the Prefix field of the X86 format. Give it its own bit. It h...Craig Topper2014-01-31
* Simplify x86 disassembler table handling of when to use TYPE_Rv/TYPE_R16/TYPE...Craig Topper2014-01-15
* The rest of r198588. Remove SegOvrBits from X86 TSFlags since they weren't be...Craig Topper2014-01-06
* Add a new x86 specific instruction flag to force some isCodeGenOnly instructi...Craig Topper2014-01-05
* Remove unused HasFROperands field from disassembler.Craig Topper2014-01-02
* Remove unused function argument.Craig Topper2014-01-02
* AVX-512: added VPCONFLICT instruction and intrinsics,Elena Demikhovsky2013-11-03
* Added encoding prefixes for KNL instructions (EVEX).Elena Demikhovsky2013-07-28
* Sort the #include lines for utils/...Chandler Carruth2012-12-04
* Remove code for setting the VEX L-bit as a function of operand size from the ...Craig Topper2012-09-19
* Fix Doxygen issues:Dmitri Gribenko2012-09-13
* Fix a bunch of -Wdocumentation warnings.Dmitri Gribenko2012-08-23
* Update GATHER instructions to support 2 read-write operands. Patch from mysel...Craig Topper2012-07-12
* X86 disassembler support for jcxz, jecxz, and jrcxz. Fixes PR11643. Patch by ...Craig Topper2012-02-27
* Add FMA4 instructions to disassembler.Craig Topper2011-12-30
* Add X86 BZHI instruction as well as BMI2 feature detection.Craig Topper2011-10-16
* Add X86 BEXTR instruction. This instruction uses VEX.vvvv to encode Operand 3...Craig Topper2011-10-16
* Add support in the disassembler for ignoring the L-bit on certain VEX instruc...Craig Topper2011-10-04
* Move TableGen's parser and entry point into a libraryPeter Collingbourne2011-10-01
* Don't allow 32-bit only instructions to be disassembled in 64-bit mode. Fixes...Craig Topper2011-09-23
* Make the disassembler able to disassemble a bunch of instructions with names ...Eli Friedman2011-07-16
* X86 table-generator and disassembler support for the AVXSean Callanan2011-03-15
* I swear I did a make clean and make before committing all this...Michael J. Spencer2010-11-29
* factor the operand list (and related fields/operations) out of Chris Lattner2010-11-01
* Reapply r105521, this time appending "LLU" to 64 bitBruno Cardoso Lopes2010-06-08
* revert r105521, which is breaking the buildbots with stuff like this:Chris Lattner2010-06-05
* Initial AVX support for some instructions. No patterns matchedBruno Cardoso Lopes2010-06-05
* Table-driven disassembler for the X86 architecture (16-, 32-, and 64-bit Sean Callanan2009-12-19
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-28 19:25:38 +0000