summaryrefslogtreecommitdiff
path: root/utils/TableGen
Commit message (Expand)AuthorAge
* Remove 'else' after 'return'. No functional change.Craig Topper2013-07-23
* Remove trailing whitespace.Craig Topper2013-07-23
* This patch allows targets to define weather the instruction mnemonics in asm ...Vladimir Medic2013-07-16
* Teaching llvm-tblgen to not emit a switch statement when there are no case st...Aaron Ballman2013-07-15
* Add 'const' qualifier to some arrays.Craig Topper2013-07-15
* Use SmallVectorImpl& instead of SmallVector to avoid repeating small vector s...Craig Topper2013-07-14
* Extend 'readonly' and 'readnone' to work on function arguments as well asNick Lewycky2013-07-06
* Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid ...Craig Topper2013-07-04
* Improve the compression of the tablegen DiffLists by introducing a new sortChad Rosier2013-06-27
* TableGen: Generate a function for getting operand indices based on their defi...Tom Stellard2013-06-25
* Add support for encoding the HLE XACQUIRE and XRELEASE prefixes.Stefanus Du Toit2013-06-18
* Support BufferSize on ProcResGroup for unified MOp schedulers.Andrew Trick2013-06-15
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-15
* tblgen: Assert that InstRWs doesn't grows when we don't expect it.Benjamin Kramer2013-06-10
* tblgen: always lookup values from the original vector as it could be grown un...Benjamin Kramer2013-06-09
* CodeGenSchedule: Use resize instead of copying a vectorArnold Schwaighofer2013-06-07
* CodeGenSchedule: smallvector.push_back(smallvector[0]) is dangerousArnold Schwaighofer2013-06-06
* Remove unimplemented definition. Found using [-Wunused-member-function].Jakub Staszak2013-06-06
* SubtargetEmitter fixArnold Schwaighofer2013-06-05
* Fix a tblgen subtargetemitter bug, for future Swift support.Andrew Trick2013-06-05
* Revert series of sched model patches until I figure out what is going on.Arnold Schwaighofer2013-06-04
* SubtargetEmitter fixArnold Schwaighofer2013-06-04
* Make SubRegIndex size mandatory, following r183020.Ahmed Bougacha2013-05-31
* Add a way to define the bit range covered by a SubRegIndex.Ahmed Bougacha2013-05-31
* Remove the MCRegAliasIterator tables and compute the aliases dynamically.Chad Rosier2013-05-28
* Recognize ValueType operands in source patterns for fast-isel.Bill Schmidt2013-05-22
* Add TargetRegisterInfo::getCoveringLanes().Jakob Stoklund Olesen2013-05-16
* Handle tied sub-operands in AsmMatcherEmitterUlrich Weigand2013-04-27
* Machine model: Generate table entries for super-resources.Andrew Trick2013-04-23
* Machine model: verify well-formed processor resource groups.Andrew Trick2013-04-23
* Machine model: rewrite a tablegen loop to avoid comparing record pointers.Andrew Trick2013-04-23
* [asm parser] Add support for predicating MnemonicAlias based on the assemblerChad Rosier2013-04-18
* Add CLAC/STAC instruction encoding/decoding supportMichael Liao2013-04-11
* Fix TableGen subtarget-emitter to handle A9/Swift.Andrew Trick2013-03-29
* Revert r178166. According to Howard, this code is actually ok.Dan Gohman2013-03-29
* Avoid undefined behavior from passing a std::vector's own contentsDan Gohman2013-03-27
* TableGen SubtargetEmitter fix to allow A9 and Swift to coexist.Andrew Trick2013-03-26
* x86 -- add the XTEST instructionDave Zarzycki2013-03-25
* Allow types to be omitted in output patterns.Jakob Stoklund Olesen2013-03-24
* Allow direct value types to be used in instruction 'set' patterns.Jakob Stoklund Olesen2013-03-24
* Allow direct value types in pattern definitions.Jakob Stoklund Olesen2013-03-23
* Make all unnamed RegisterClass TreePatternNodes typed MVT::i32.Jakob Stoklund Olesen2013-03-23
* Add TableGen ctags(1) emitter and helper script.Sean Silva2013-03-21
* Extend TableGen instruction selection matcher to improve handlingUlrich Weigand2013-03-19
* TableGen fix for the new machine model.Andrew Trick2013-03-18
* Extract a method.Jakob Stoklund Olesen2013-03-18
* Use ArrayRef<MVT::SimpleValueType> when possible.Jakob Stoklund Olesen2013-03-17
* Machine model. Allow mixed itinerary classes and SchedRW lists.Andrew Trick2013-03-16
* Add SchedRW as an Instruction field.Jakob Stoklund Olesen2013-03-15
* Fix r177112: Add ProcResGroup.Andrew Trick2013-03-14