1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
//===- IntrinsicsPTX.td - Defines PTX intrinsics -----------*- tablegen -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file defines all of the PTX-specific intrinsics.
//
//===----------------------------------------------------------------------===//
let TargetPrefix = "ptx" in {
multiclass PTXReadSpecialRegisterIntrinsic {
def _r64 : Intrinsic<[llvm_i64_ty], [], [IntrNoMem]>;
def _v4i16 : Intrinsic<[llvm_v4i16_ty], [], [IntrNoMem]>;
}
multiclass PTXReadSpecialSubRegisterIntrinsic {
def _x : Intrinsic<[llvm_i16_ty], [], [IntrNoMem]>;
def _y : Intrinsic<[llvm_i16_ty], [], [IntrNoMem]>;
def _z : Intrinsic<[llvm_i16_ty], [], [IntrNoMem]>;
def _w : Intrinsic<[llvm_i16_ty], [], [IntrNoMem]>;
}
}
defm int_ptx_read_tid : PTXReadSpecialRegisterIntrinsic;
defm int_ptx_read_tid : PTXReadSpecialSubRegisterIntrinsic;
let TargetPrefix = "ptx" in
def int_ptx_bar_sync : Intrinsic<[], [llvm_i32_ty], []>;
|
