summaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM/hints.ll
blob: 18abbbecaaf3bcb6f56d56aa3409c56ae66bc088 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
; RUN: llc -mtriple armv7-eabi -o - %s | FileCheck %s
; RUN: llc -mtriple thumbv6m-eabi -o - %s | FileCheck %s
; RUN: llc -mtriple thumbv7-eabi -o - %s | FileCheck %s

declare void @llvm.arm.hint(i32) nounwind

define void @hint_nop() {
entry:
  tail call void @llvm.arm.hint(i32 0) nounwind
  ret void
}

; CHECK-LABEL: hint_nop
; CHECK: nop

define void @hint_yield() {
entry:
  tail call void @llvm.arm.hint(i32 1) nounwind
  ret void
}

; CHECK-LABEL: hint_yield
; CHECK: yield

define void @hint_wfe() {
entry:
  tail call void @llvm.arm.hint(i32 2) nounwind
  ret void
}

; CHECK-LABEL: hint_wfe
; CHECK: wfe

define void @hint_wfi() {
entry:
  tail call void @llvm.arm.hint(i32 3) nounwind
  ret void
}

; CHECK-LABEL: hint_wfi
; CHECK: wfi

define void @hint_sev() {
entry:
  tail call void @llvm.arm.hint(i32 4) nounwind
  ret void
}

; CHECK-LABEL: hint_sev
; CHECK: sev

define void @hint_sevl() {
entry:
  tail call void @llvm.arm.hint(i32 5) nounwind
  ret void
}

; CHECK-LABEL: hint_sevl
; CHECK: hint #5

define void @hint_undefined() {
entry:
  tail call void @llvm.arm.hint(i32 8) nounwind
  ret void
}

; CHECK-LABEL: hint_undefined
; CHECK: hint #8