summaryrefslogtreecommitdiff
path: root/lib/Target/CellSPU/SPUInstrInfo.td
Commit message (Expand)AuthorAge
* Mark 'branch indirect' instruction as an indirect branch.Kalle Raiskila2011-10-13
* Pass signed (not unsigned) 10 bit field to SPU 'ori' instruction.Kalle Raiskila2011-09-02
* Allow vector shifts (shl,lshr,ashr) on SPU.Kalle Raiskila2011-03-04
* Add branch hinting for SPU. Kalle Raiskila2011-02-28
* Fix vector sign extend to put the source and destination types in theDavid Greene2011-01-31
* Split up RotateShift itinerary in SPU.Kalle Raiskila2011-01-17
* Add a "nop filler" pass to SPU.Kalle Raiskila2011-01-11
* Handle lshr for i128 correctly on SPU also when Kalle Raiskila2010-11-29
* Allow machine LICM to do its job on SPU.Kalle Raiskila2010-11-29
* Allow for 'fcmp ogt' in SPU.Kalle Raiskila2010-11-24
* Fix memory access lowering on SPU, addingKalle Raiskila2010-11-12
* Zap some redundant 'ori $?, $?, 0' from SPU.Kalle Raiskila2010-10-01
* Change SPU register re-interpretations from OR to COPY_TO_REGCLASS instruction.Kalle Raiskila2010-09-16
* Remove all traces of v2[i,f]32 on SPU. Kalle Raiskila2010-08-18
* Have SPU handle halfvec stores aligned by 8 bytes.Kalle Raiskila2010-08-09
* Make SPU backend handle insertelement and Kalle Raiskila2010-08-04
* More SPU v2f32 stuff added: insertelement and shuffle.Kalle Raiskila2010-08-02
* Add preliminary v2f32 support for SPU. Like with v2i32, we justKalle Raiskila2010-08-02
* Add preliminary v2i32 support for SPU backend. As there are noKalle Raiskila2010-08-02
* Fix encoding of 'sf' and 'sfh' instructions.Kalle Raiskila2010-05-10
* fix a typo, bitconvert from node to itself isn't valid.Chris Lattner2010-03-28
* stop using vnot_convChris Lattner2010-03-28
* remove some damaged sign extend patterns that can never match.Chris Lattner2010-03-19
* do some serious surgery on CellSPU to get it back into a worldChris Lattner2010-03-15
* disambiguate some types, add a fixme about some Chris Lattner2010-03-08
* Remove ISD::DEBUG_LOC and ISD::DBG_LABEL, which are no longer used.Dan Gohman2009-11-23
* Don't mark conditional branch instructions as control barriers.Dan Gohman2009-11-10
* Major calling convention code refactoring.Dan Gohman2009-08-05
* CellSPU:Scott Michel2009-03-17
* CellSPU:Scott Michel2009-03-17
* CellSPU:Scott Michel2009-03-16
* CellSPU:Scott Michel2009-01-26
* Untabify code.Scott Michel2009-01-26
* CellSPU:Scott Michel2009-01-26
* CellSPU:Scott Michel2009-01-21
* - Convert remaining i64 custom lowering into custom instruction emissionScott Michel2009-01-15
* CellSPU:Scott Michel2009-01-06
* CellSPU:Scott Michel2009-01-06
* CellSPU:Scott Michel2009-01-05
* - Start moving target-dependent nodes that could be represented by anScott Michel2008-12-30
* - Various '#if 0' cleanups.Scott Michel2008-12-29
* - Remove Tilmann's custom truncate lowering: it completely hosed overScott Michel2008-12-27
* CellSPU:Scott Michel2008-12-10
* CellSPU: Fix bug 3055Scott Michel2008-12-04
* CellSPU:Scott Michel2008-12-04
* Rename isSimpleLoad to canFoldAsLoad, to better reflect its meaning.Dan Gohman2008-12-03
* CellSPU:Scott Michel2008-12-02
* CellSPU:Scott Michel2008-12-01
* CellSPU: Fix mnemonic typo in pattern; "shlqbyi" -> "shlqby".Scott Michel2008-11-25
* CellSPU:Scott Michel2008-11-24