summaryrefslogtreecommitdiff
path: root/lib/Target/R600/AMDGPUInstructions.td
Commit message (Expand)AuthorAge
* R600: Fix inconsistency in rsq instructions.Matt Arsenault2014-06-24
* R600/SI: Add intrinsics for various math instructions.Matt Arsenault2014-06-19
* R600: Remove AMDIL instruction and register definitionsTom Stellard2014-06-13
* R600: Mostly remove remaining AMDIL intrinsics.Matt Arsenault2014-06-12
* R600/SI: Add common 64-bit LDS atomicsMatt Arsenault2014-06-11
* R600/SI: Add 32-bit LDS atomic cmpxchgMatt Arsenault2014-06-11
* R600/SI: Refactor local atomics.Matt Arsenault2014-06-11
* R600: Handle fcopysignMatt Arsenault2014-06-10
* R600/SI: Fix [s|u]int_to_fp for i1Matt Arsenault2014-05-31
* R600: Expand mul24 for GPUs without itMatt Arsenault2014-05-22
* R600: Expand mad24 for GPUs without itMatt Arsenault2014-05-22
* R600: Add intrinsics for mad24Matt Arsenault2014-05-22
* R600/SI: Print more immediates in hex formatMatt Arsenault2014-04-15
* R600: Match 24-bit arithmetic patterns in a Target DAGCombineTom Stellard2014-04-07
* R600: Reorganize tablegen instruction definitionsTom Stellard2014-03-24
* R600: Remove unnecessary build_vector pattern.Matt Arsenault2014-02-26
* R600: Disable the BFE patternTom Stellard2014-01-23
* R600/SI: Fixing handling of condition codesTom Stellard2013-11-22
* R600/SI: Add support for private address space load/storeTom Stellard2013-11-13
* Target/R600: Un-tab-ify.NAKAMURA Takumi2013-10-28
* R600: Fix handling of NAN in comparison instructionsTom Stellard2013-09-28
* R600: Add support for LDS atomic subtractAaron Watry2013-09-06
* R600: Add support for local memory atomic addTom Stellard2013-09-05
* R600: Add support for i8 and i16 local memory loadsTom Stellard2013-08-26
* R600: Add support for i8 and i16 local memory storesTom Stellard2013-08-26
* R600: Add support for i16 and i8 global storesTom Stellard2013-08-16
* R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2Tom Stellard2013-08-14
* R600: Add support for 24-bit MUL instructionsTom Stellard2013-07-23
* R600: Improve support for < 32-bit loadsTom Stellard2013-07-23
* R600: Clean up extended load patternsTom Stellard2013-07-23
* R600/SI: Add support for 64-bit loadsTom Stellard2013-07-15
* R600: Add local memory support via LDSTom Stellard2013-06-28
* R600/SI: Add support for global loadsTom Stellard2013-06-03
* R600: Swap the legality of rotl and rotrTom Stellard2013-05-20
* R600: Remove AMDILPeeopholeOptimizer and replace optimizations with tablegen ...Tom Stellard2013-05-10
* R600: Add pattern for SHA-256 Ma functionTom Stellard2013-05-03
* R600: Use new tablegen syntax for patternsTom Stellard2013-05-02
* R600: Add pattern for the BFI_INT instructionTom Stellard2013-04-19
* R600/SI: Add pattern for AMDGPUurecipMichel Danzer2013-04-10
* R600/SI: add float vector typesChristian Konig2013-03-18
* R600/SI: remove shader type intrinsicChristian Konig2013-03-07
* R600/SI: simplify VOPC_* pattern v2Christian Konig2013-02-21
* R600/SI: Add basic support for more integer vector types.Tom Stellard2013-02-07
* R600: Consolidate sub register indices.Tom Stellard2013-02-07
* R600: Support for indirect addressing v4Tom Stellard2013-02-06
* Add R600 backendTom Stellard2012-12-11