summaryrefslogtreecommitdiff
path: root/lib/Target
Commit message (Expand)AuthorAge
* Add a fixme note!Bruno Cardoso Lopes2011-09-15
* Thumb2 assembly parsing and encoding for SHASX/SHSAX.Jim Grosbach2011-09-15
* Minor cleanup.Eli Friedman2011-09-15
* Use a more efficient lowering for Unordered/Monotonic atomic load/store on Th...Eli Friedman2011-09-15
* Add the remaining AVX versions of instructions to X86InstrInfo, thisBruno Cardoso Lopes2011-09-15
* Factor out partial register update checks for some SSE instructions.Bruno Cardoso Lopes2011-09-15
* Thumb2 assembly parsing and encoding for SASX.Jim Grosbach2011-09-15
* Thumb2 assembly parsing and encoding for RSB.Jim Grosbach2011-09-15
* Thumb2 assembly parsing and encoding for REV16/REVSH.Jim Grosbach2011-09-15
* Add support for stored annotations to MCInst, and provide facilities for MC-b...Owen Anderson2011-09-15
* Change all checks regarding the presence of any SSE level to alwaysBruno Cardoso Lopes2011-09-15
* Enable SSEDomainFix pass for AVX mode.Bruno Cardoso Lopes2011-09-15
* Thumb2 assembly parsing and encoding for REV.Jim Grosbach2011-09-15
* ARM support the pre-UAL mnemonic 'qsubaddx' for 'qsax.'Jim Grosbach2011-09-15
* Thumb2 push/pop mnemonic recognition.Jim Grosbach2011-09-15
* Fix the code creating VZEXT_LOAD so that it creates the right memoperand. Is...Eli Friedman2011-09-14
* Thumb2 assembly parsing and encoding for PKH.Jim Grosbach2011-09-14
* ARMv7a has the PKH instructions.Jim Grosbach2011-09-14
* ARM tighten up the register classes for the PKH instructions.Jim Grosbach2011-09-14
* Fix a crasher in Thumb2 MOV-immediate encoding for certain inputs.Owen Anderson2011-09-14
* Thumb2 assembly parsing and encoding for MVN.Jim Grosbach2011-09-14
* Nested IT blocks are UNPREDICTABLE. Mark them as such when disassembling them.Owen Anderson2011-09-14
* Thumb2 assembly parsing and encoding for MUL.Jim Grosbach2011-09-14
* Thumb2 assembly parsing and encoding for MSR/MRS.Jim Grosbach2011-09-14
* Thumb2 assembly parsing for MOV in IT block.Jim Grosbach2011-09-14
* ARM fix assembly parser handling of ranges in register lists.Jim Grosbach2011-09-14
* Add comment.Akira Hatanaka2011-09-14
* Fix mem type for VEX.128 form of VROUNDP*. Remove filter preventing VROUND fr...Craig Topper2011-09-14
* Make disassembling of VBLEND* print immediate as a XMM/YMM register name. Fix...Craig Topper2011-09-14
* One more patch towards JIT support for Mips.Bruno Cardoso Lopes2011-09-14
* Teach the foldable tables about 128-bit AVX instructions and make theBruno Cardoso Lopes2011-09-14
* Vector shuffle mask <i32 4, i32 5, i32 2, i32 3> should yield "movsd", not "m...Bruno Cardoso Lopes2011-09-14
* Remove unnecessary scope resolution operator.Jim Grosbach2011-09-13
* Correct disassembly printing of Thumb2 post-incremented LDRD and STRD.Owen Anderson2011-09-13
* There's only 16 regs legal in a register list.Jim Grosbach2011-09-13
* Tidy up a few 80 column violations.Jim Grosbach2011-09-13
* Tidy up a bit.Jim Grosbach2011-09-13
* Add pattern used to match MipsLo, which is needed when the instruction selectorAkira Hatanaka2011-09-13
* swap vselect operand order - pr10907Nadav Rotem2011-09-13
* Add versions 256-bit versions of alignedstore and alignedload, to beBruno Cardoso Lopes2011-09-13
* Revert the remaining part of r139528. According to PR10907 the bug seemsBruno Cardoso Lopes2011-09-13
* Add vselect target support for targets that do not support blend but do supportNadav Rotem2011-09-13
* Support for PSP is gone too.Akira Hatanaka2011-09-13
* Teach the Thumb ASM parser that BKPT is allowed in IT blocks, even though it ...Owen Anderson2011-09-13
* It is not necessary to search for mipsallegrex in target triple string.Akira Hatanaka2011-09-13
* Fix encoding of Thumb2 shifted register operands with RRX shifts.Owen Anderson2011-09-13
* Only disassembler instructions with vvvv != 1111 if the instruction actually ...Craig Topper2011-09-13
* Remove filter that was preventing MOVDQU/MOVDQA and their VEX forms from bein...Craig Topper2011-09-13
* Fix encoding of VMOVDQU to not simultaneously be 'TB OpSize' and 'XS'. 'XS' i...Craig Topper2011-09-13
* Zap some junk from the ARM instruction descriptions.Eli Friedman2011-09-13