summaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM64
Commit message (Expand)AuthorAge
* AArch64/ARM64: move ARM64 into AArch64's placeTim Northover2014-05-24
* ARM64: extract a 32-bit subreg when selecting an inreg extendTim Northover2014-05-24
* Revert part of "Fix broken FileCheck prefixes"Nico Rieck2014-05-23
* Fix broken FileCheck prefixesNico Rieck2014-05-23
* [ARM64] Fix a bug in shuffle vector lowering to generate corect vext ISD with...Jiangning Liu2014-05-23
* Test comment commit.Dave Estes2014-05-21
* Fix test added in r209242: llc shouldn't create files in source treeAlexey Samsonov2014-05-20
* [ARM64] PR19792: Fix cycle in DAG after performPostLD1CombineAdam Nemet2014-05-20
* [ARM64] Adds Cortex-A53 scheduling support for vector load/store post.Chad Rosier2014-05-19
* [ARM64] Split tbz/tbnz into W/X register variantBradley Smith2014-05-19
* SDAG: Legalize vector BSWAP into a shuffle if the shuffle is legal but the bs...Benjamin Kramer2014-05-19
* [ARM64] Increases the Sched Model accuracy for Cortex-A53.Chad Rosier2014-05-16
* Revert "Implement global merge optimization for global variables."Rafael Espindola2014-05-16
* TableGen: fix operand counting for aliasesTim Northover2014-05-16
* [ARM64]Implement NEON post-increment LD1(lane) and post-increment LD1R.Hao Liu2014-05-16
* Implement global merge optimization for global variables.Jiangning Liu2014-05-15
* ARM64: print correct aliases for NEON mov & mvn instructionsTim Northover2014-05-15
* TableGen/ARM64: print aliases even if they have syntax variants.Tim Northover2014-05-15
* [ARM64-BE] Fix byte order of CIE and FDE frames for exception handlingChristian Pirker2014-05-14
* Folding into CSEL when there is ZEXT between SETCC and ADDWeiming Zhao2014-05-13
* [DAGCombiner] Split up an indexed load if only the base pointer value is liveAdam Nemet2014-05-12
* [Test] Trim unnecessary .c and .cpp from config.suffix in lit.local.cfgAdam Nemet2014-05-12
* TableGen: use PrintMethods to print more aliasesTim Northover2014-05-12
* ARM64: fix SELECT_CC lowering in absence of NaNs.Tim Northover2014-05-10
* [ARM64-BE] Teach fast-isel about how to set up sub-word stack arguments for b...James Molloy2014-05-08
* ARM64: make sure FastISel emits SSA MachineInstrsTim Northover2014-05-08
* AArch64/ARM64: Port NEON post-increment load/store with 2/3/4 vectors to ARM6...Hao Liu2014-05-08
* [ARM64][fast-isel] Disable target specific optimizations at -O0. Functionally,Chad Rosier2014-05-07
* AArch64/ARM64: optimise vector selects & enable testTim Northover2014-05-07
* [ARM64-BE] Fix fast-isel, and add appropriate RUN lines to appropriate tests.James Molloy2014-05-07
* [ARM64-BE] Fix variable-argument saving.James Molloy2014-05-07
* [ARM64-BE] Implement the lane-twiddling logic at AAPCS boundaries for big end...James Molloy2014-05-07
* [ARM64-BE] Implement the crazy bitcast handling for big endian vectors.James Molloy2014-05-07
* [ARM64-BE] Make big endian (scalar) argument passing work correctly.James Molloy2014-05-07
* Implememting named register intrinsicsRenato Golin2014-05-06
* [ARM64] Enable alignment control option in front-end for ARM64.Kevin Qin2014-05-06
* Convert a CodeGen test into a MC test.Rafael Espindola2014-05-05
* [ARM64] Correctly select ANDWri in FastISel.Joey Gouly2014-05-03
* DAGCombine: prevent formation of illegal ConstantFP nodes.Tim Northover2014-05-02
* AArch64/ARM64: add patterns for post-indexed ST1 ops.Tim Northover2014-05-02
* AArch64/ARM64: support indexed loads/stores on vector types.Tim Northover2014-05-02
* [ARM64] Prefer generation of bzero on Darwin onlyBradley Smith2014-05-01
* AArch64/ARM64: print BFM instructions as BFI or BFXILTim Northover2014-05-01
* [ARM64] Prevent bit extraction to be adjusted by following shiftWeiming Zhao2014-04-30
* ARM64: print fp immediates without using scientific notation.Tim Northover2014-04-30
* [ARM64][fast-isel] Fast-isel doesn't know how to handle f128.Chad Rosier2014-04-30
* ARM64: print lsr instead of lsrv for variable shifts (etc)Tim Northover2014-04-30
* AArch64/ARM64: use HS instead of CS & LO instead of CC.Tim Northover2014-04-30
* ARM64: use hex immediates for movz/movk instructionsTim Northover2014-04-30
* ARM64: hexify printing various immediate operandsTim Northover2014-04-30