summaryrefslogtreecommitdiff
path: root/test/CodeGen/R600
Commit message (Expand)AuthorAge
* R600/SI: Initialize M0 and emit S_WQM_B64 whenever DS instructions are usedTom Stellard2014-02-10
* R600/SI: Add failing test for 3 x i64 vectors.Matt Arsenault2014-02-07
* R600/SI: Add a MUBUF store pattern for Reg+Imm offsetsTom Stellard2014-02-06
* R600/SI: Add a MUBUF store pattern for Imm offsetsTom Stellard2014-02-06
* R600/SI: Add a MUBUF load pattern for Reg+Imm offsetsTom Stellard2014-02-06
* R600/SI: Use immediates offsets for SMRD instructions whenever possibleTom Stellard2014-02-06
* R600/SI: Add pattern for zero-extending i1 to i32Michel Danzer2014-02-05
* R600/SI: Custom lower i64 ISD::SELECTTom Stellard2014-02-04
* R600: Enable vector fpow.Tom Stellard2014-02-04
* R600/SI: Fix fneg for 0.0Michel Danzer2014-02-04
* Add some xfailed R600 tests for 64-bit private accesses.Matt Arsenault2014-02-02
* R600/SI: Fix insertelement with dynamic indices.Matt Arsenault2014-02-02
* R600/SI: Add pattern for truncating i32 to i1Michel Danzer2014-01-28
* R600/SI: Add intrinsic for BUFFER_LOAD_DWORD* instructionsMichel Danzer2014-01-27
* R600/SI: Add intrinsic for S_SENDMSG instructionMichel Danzer2014-01-27
* R600: Disable the BFE patternTom Stellard2014-01-23
* R600: Correctly handle vertex fetch clauses the precede ENDIFsTom Stellard2014-01-23
* R600: Unconditionally unroll loops that contain GEPs with alloca pointersTom Stellard2014-01-23
* R600: Recommit 199842: Add work-around for the CF stack entry HW bugTom Stellard2014-01-23
* Revert "R600: Add work-around for the CF stack entry HW bug"Tom Stellard2014-01-22
* R600: Add work-around for the CF stack entry HW bugTom Stellard2014-01-22
* R600: Refactor stack size calculationTom Stellard2014-01-22
* R600: MOVA is vector onlyTom Stellard2014-01-22
* R600: Take alignment into account when calculating the stack offsetTom Stellard2014-01-22
* R600: Add support for global addresses with constant initializersTom Stellard2014-01-22
* R600: Begin private memory at the second GPR.Tom Stellard2014-01-22
* R600/SI: Add support for i8 and i16 private loads/storesTom Stellard2014-01-22
* Fix broken CHECK lines.Benjamin Kramer2014-01-11
* R600: Allow ftruncTom Stellard2013-12-20
* Add REQUIRES:asserts to 3 tests in llvm/test/CodeGen/R600 added in r192212.NAKAMURA Takumi2013-12-19
* R600/SI: Make private pointers be 32-bit.Matt Arsenault2013-12-19
* R600/SI: Minor improvements to test.Matt Arsenault2013-12-14
* R600/SI: Add i64 cmp testsMatt Arsenault2013-12-10
* R600: Fix an infinite loop when trying to reorganize export/tex vector inputVincent Lejeune2013-12-10
* R600: Fix input modifiers lost for CaymanVincent Lejeune2013-12-10
* Add a RequireStructuredCFG Field to TargetMachine.Vincent Lejeune2013-12-07
* R600/SI: Add comments for number of used registers.Matt Arsenault2013-12-05
* R600: Workaround for cayman loop bugVincent Lejeune2013-12-02
* R600: Expand vector FABSTom Stellard2013-11-27
* R600/SI: Implement spilling of SGPRs v5Tom Stellard2013-11-27
* R600/SI: Use SGPR_32 register class for 32-bit SMRD outputsTom Stellard2013-11-27
* R600: Add support for ISD::FROUNDTom Stellard2013-11-27
* R600/SI: Fixing handling of condition codesTom Stellard2013-11-22
* SelectionDAG: Optimize expansion of vec_type = BITCAST scalar_typeTom Stellard2013-11-22
* R600/SI: Fix moveToVALU when the first operand is VSrc.Matt Arsenault2013-11-18
* R600/SI: Fix multiple SGPR reads when using VCC.Matt Arsenault2013-11-18
* R600/SI: Implement add i64, but do not yet enable.Matt Arsenault2013-11-18
* R600/SI: Move patterns to match add / sub to scalar instructionsMatt Arsenault2013-11-18
* R600: Enable the IR structurizer by defaultTom Stellard2013-11-18
* R600: Fix a crash in the AMDILCFGStrucurizerTom Stellard2013-11-18
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-06 13:59:42 +0000