summaryrefslogtreecommitdiff
path: root/test/CodeGen
Commit message (Expand)AuthorAge
* [SystemZ] Make use of SUBTRACT HALFWORDRichard Sandiford2013-05-15
* ARM ISel: Don't create illegal types during LowerMULArnold Schwaighofer2013-05-14
* Hexagon: Pass to replace tranfer/copy instructions into combine instructionJyotsna Verma2013-05-14
* Reapply "Subtract isn't commutative, fix this for MMX psub." withEric Christopher2013-05-14
* Temporarily revert "Subtract isn't commutative, fix this for MMX psub."Eric Christopher2013-05-14
* Subtract isn't commutative, fix this for MMX psub.Eric Christopher2013-05-14
* Recognize sparc64 as an alias for sparcv9 triples.Jakob Stoklund Olesen2013-05-14
* Hexagon: Add patterns to generate 'combine' instructions.Jyotsna Verma2013-05-14
* Hexagon: ArePredicatesComplement should not restrict itself to TFRs.Jyotsna Verma2013-05-14
* Fix ARM FastISel tests, as a first step to enabling ARM FastISelDerek Schuff2013-05-14
* PPC32: Fix stack collision between FP and CR save areas.Bill Schmidt2013-05-14
* Hexagon: Test case to check if branch probabilities are properly reflected inJyotsna Verma2013-05-14
* R600/SI: Add lit test coverage for the remaining patterns added recentlyMichel Danzer2013-05-14
* This is the first of three patches which creates stubs used forReed Kotler2013-05-14
* StackColoring: don't clear an instruction's mem operand if the underlyingAkira Hatanaka2013-05-14
* PPC64: Constant initializers with dynamic relocations go in .data.rel.ro.Bill Schmidt2013-05-13
* [mips] Add option -mno-ldc1-sdc1.Akira Hatanaka2013-05-13
* Correctly preserve the input chain for potential tailcall nodes whoseLang Hames2013-05-13
* Fix PR15950 A bug in DAG Combiner about undef maskHao Liu2013-05-13
* Add -mtriple=mipsel-linux-gnu to the test so that the compiler doesReed Kotler2013-05-11
* Checkin in of first of several patches to finish implementation ofReed Kotler2013-05-10
* Hexagon: Fix switch cases in HexagonVLIWPacketizer.cpp.Jyotsna Verma2013-05-10
* DAGCombiner: Generate a correct constant for vector types when folding (xor (...Benjamin Kramer2013-05-10
* R600: Remove AMDILPeeopholeOptimizer and replace optimizations with tablegen ...Tom Stellard2013-05-10
* R600: Expand SUB for v2i32/v4i32Tom Stellard2013-05-10
* R600: Expand MUL for v4i32/v2i32Tom Stellard2013-05-10
* R600: Expand SRA for v4i32/v2i32Tom Stellard2013-05-10
* R600: Expand vselect for v4i32 and v2i32Tom Stellard2013-05-10
* Teach SelectionDAG to constant fold all-constant FMA nodes the same way that ...Owen Anderson2013-05-09
* Generate a compact unwind encoding in the face of a stack alignment push.Bill Wendling2013-05-09
* Hexagon: Use relation map for getMatchingCondBranchOpcode() and Jyotsna Verma2013-05-09
* [XCore] Fix handling of functions where only the LR is spilled.Richard Osborne2013-05-09
* [mips] Add instruction selection pattern for (seteq $LHS, 0).Akira Hatanaka2013-05-08
* Fix handling of anonymous aggregate parameters for powerpc*-apple-darwin8.Bill Schmidt2013-05-08
* R600/SI: Add lit tests for llvm.SI.imageload and llvm.SI.resinfo intrinsicsMichel Danzer2013-05-08
* PPCInstrInfo::optimizeCompareInstr should not optimize FP comparesHal Finkel2013-05-08
* Fix a bug in codegenprep where it was losing track of values OptimizeMemoryInstNick Lewycky2013-05-08
* DAGCombiner: Simplify inverted bit testsDavid Majnemer2013-05-08
* Hexagon: Fix Small Data support to handle -G 0 correctly.Jyotsna Verma2013-05-07
* Reverting r181331.Jyotsna Verma2013-05-07
* Hexagon: Fix Small Data support to handle -G 0 correctly.Jyotsna Verma2013-05-07
* Reduce attributes.Bill Wendling2013-05-06
* R600: Emit config values in register / value pairsTom Stellard2013-05-06
* R600: Stop emitting the instruction type byte before each instructionTom Stellard2013-05-06
* R600: Emit ISA for CALL_FS_* instructionsTom Stellard2013-05-06
* [SystemZ] Add CodeGen test casesUlrich Weigand2013-05-06
* Fix slightly too aggressive conact_vector optimization.Michael Kuperstein2013-05-06
* Add a testcase that checks that we generate functions with frameBill Wendling2013-05-06
* Test case for r181160 and r181161. rdar://13782395Evan Cheng2013-05-05
* For ARM backend, fixed "byval" attribute support.Stepan Dyatkovskiy2013-05-05