summaryrefslogtreecommitdiff
path: root/test/CodeGen
Commit message (Expand)AuthorAge
* Add pattern for unsigned v4i32->v4f64 convert on AVX512.Cameron McInally2014-06-18
* R600: Implement 64bit SRAJan Vesely2014-06-18
* R600: Implement 64bit SRLJan Vesely2014-06-18
* R600: Implement 64bit SHLJan Vesely2014-06-18
* DAG: move sret demotion into most basic LowerCallTo implementation.Tim Northover2014-06-18
* [AArch64] Fix a pattern match failure caused by creating improper CONCAT_VECTOR.Kevin Qin2014-06-18
* Allow X86FastIsel to cope with 64 bit absolute relocationsLouis Gerbarg2014-06-17
* [FastISel][X86] Optimize predicates and fold CMP instructions.Juergen Ributzka2014-06-17
* R600/SI: Match cttz_zero_undefMatt Arsenault2014-06-17
* R600/SI: Match ctlz_zero_undefMatt Arsenault2014-06-17
* R600: Use LDS and vectors for private memoryTom Stellard2014-06-17
* SelectionDAG: Expand i64 = FP_TO_SINT i32Tom Stellard2014-06-17
* [FastISel][X86] Fix previous refactoring commit (r211077)Juergen Ributzka2014-06-17
* AArch64: estimate inline asm length during branch relaxationTim Northover2014-06-17
* [FastISel][X86] Refactor the code to get the X86 condition from a helper func...Juergen Ributzka2014-06-16
* Add load/store functionalityReed Kotler2014-06-16
* [PPC64] Fix PR19893 - improve code generation for local function addressesBill Schmidt2014-06-16
* ARM: implement correct atomic operations on v7MTim Northover2014-06-16
* Fix illegal relocations in X86FastISelLouis Gerbarg2014-06-16
* Hook up vector int_ctlz for AVX512.Cameron McInally2014-06-16
* [mips][mips64r6] cl[oz], and dcl[oz] are re-encoded in MIPS32r6/MIPS64r6Daniel Sanders2014-06-16
* [mips][mips64r6] ll, sc, lld, and scd are re-encoded on MIPS32r6/MIPS64r6.Daniel Sanders2014-06-16
* [AArch64] Fix a fencepost error in lowering for llvm.aarch64.neon.uqshl.James Molloy2014-06-16
* [mips] Merge most of the big/little endian checks in atomic.llDaniel Sanders2014-06-16
* ARMEB: Fix trunc store for vector typesChristian Pirker2014-06-16
* Canonicalize addrspacecast ConstExpr between different pointer typesJingyue Wu2014-06-15
* R600: Add a rotr testcase I forgot to addMatt Arsenault2014-06-15
* R600: Remove a few more things from AMDILISelLoweringMatt Arsenault2014-06-15
* R600: Fix assert on vector sdivMatt Arsenault2014-06-15
* R600: Report that integer division is expensive.Matt Arsenault2014-06-15
* AArch64: improve handling & modelling of FP_TO_XINT nodes.Tim Northover2014-06-15
* AArch64: improve vector [su]itofp handling.Tim Northover2014-06-15
* Don't expect tests always crashing. Add "REQUIRES:asserts".NAKAMURA Takumi2014-06-15
* R600: Add failing testcases.Matt Arsenault2014-06-14
* R600: Fix asserts related to constant initializersMatt Arsenault2014-06-14
* Move GlobalMerge from Transform to CodeGen.Jiangning Liu2014-06-13
* DebugInfo: Following up to r209677, refactor local variable emission to delay...David Blaikie2014-06-13
* X86: lower ATOMIC_CMP_SWAP_WITH_SUCCESS directlyTim Northover2014-06-13
* Atomics: make use of the "cmpxchg weak" instruction.Tim Northover2014-06-13
* IR: add "cmpxchg weak" variant to support permitted failure.Tim Northover2014-06-13
* Fix bad copy-and-paste from r210652. AVX512 masked leading zero intrinsics.Cameron McInally2014-06-13
* llvm/test/CodeGen/X86/fast-isel-args-fail2.ll: Don't expect to fail with -Ass...NAKAMURA Takumi2014-06-13
* CPP backend: set volatile property on atomic instructions.Tim Northover2014-06-13
* ARM: Fix fastcc calling convention for Thumb1Oliver Stannard2014-06-13
* R600/SI: Fix selection error on i64 rotl / rotr.Matt Arsenault2014-06-13
* [FastISel][X86] Add support for cvttss2si/cvttsd2si intrinsics.Juergen Ributzka2014-06-13
* [FastISel][X86] - Add branch weightsJuergen Ributzka2014-06-13
* [FastISel][X86] Add MachineMemOperand to load/store instructions.Juergen Ributzka2014-06-12
* Update test case to use "not" instead of "XFAIL".Juergen Ributzka2014-06-12
* R600: Mostly remove remaining AMDIL intrinsics.Matt Arsenault2014-06-12
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-01 07:03:22 +0000