summaryrefslogtreecommitdiff
path: root/test/CodeGen
Commit message (Expand)AuthorAge
* Fix a bug with insertelement on SPU. Kalle Raiskila2010-08-18
* Remove all traces of v2[i,f]32 on SPU. Kalle Raiskila2010-08-18
* Change SPU C calling convention to match that described in Kalle Raiskila2010-08-18
* Expand ZERO_EXTEND operations for NEON vector types.Bob Wilson2010-08-18
* Tweak IVUsers' concept of "interesting" to exclude add recurrencesDan Gohman2010-08-17
* Add nounwind.Evan Cheng2010-08-17
* Make fast scheduler handle asm clobbers correctly.Dale Johannesen2010-08-17
* Change ARM PKHTB and PKHBT instructions to use a shift_imm operand to avoidBob Wilson2010-08-17
* Allow more cases of undef shuffle indices and add tests for them.Bob Wilson2010-08-17
* PHI elimination should not break back edge. It can cause some significant cod...Evan Cheng2010-08-17
* Add a testcase for svn 111208.Bob Wilson2010-08-16
* Generalize a pattern for PKHTB: an SRL of 16-31 bits will guaranteeBob Wilson2010-08-16
* Convert test to FileCheck.Bob Wilson2010-08-16
* Convert a test to use FileCheck.Bob Wilson2010-08-16
* Test expects SSE, give him SSE.Benjamin Kramer2010-08-15
* Restore arch on these test, they fail on arm.Benjamin Kramer2010-08-15
* Mark as XFAIL on darwin 8. PR 7886.Dale Johannesen2010-08-15
* Temporarily disable tail calls on ARM to work around some linker problems.Bob Wilson2010-08-13
* Revert 110491. While not wrong, it was based on aDale Johannesen2010-08-13
* - Teach SSEDomainFix to switch between different levels of AVX instructions. ...Bruno Cardoso Lopes2010-08-12
* Begin to support some vector operations for AVX 256-bit intructions. The longBruno Cardoso Lopes2010-08-12
* This is x86 only test.Devang Patel2010-08-12
* Add testcases for all AVX 256-bit intrinsics added in the last couple daysBruno Cardoso Lopes2010-08-11
* Reapply r109881 using a more strict command line for llc.Bruno Cardoso Lopes2010-08-11
* fix silly typoJim Grosbach2010-08-11
* Add a target triple, as the runtime library invocation varies a bit byJim Grosbach2010-08-11
* Fix test and re-enable it.Evan Cheng2010-08-11
* Temporarily disable some failing tests, until they can beDan Gohman2010-08-11
* cortex m4 has floating point support, but only single precision.Jim Grosbach2010-08-11
* Temporarily disable some failing tests, until they can beDan Gohman2010-08-11
* Consider this code snippet:Bill Wendling2010-08-11
* Report error if codegen tries to instantiate a ARM target when the cpu does s...Evan Cheng2010-08-11
* Add ARM Archv6M and let it implies FeatureDB (having dmb, etc.)Evan Cheng2010-08-11
* Add Cortex-M0 support. It's a ARMv6m device (no ARM mode) with some 32-bitEvan Cheng2010-08-11
* - Add subtarget feature -mattr=+db which determine whether an ARM cpu has theEvan Cheng2010-08-11
* Update test to match output of optimize compares for ARM.Bill Wendling2010-08-11
* The optimize comparisons pass removes the "cmp" instruction this is checking ...Bill Wendling2010-08-10
* Re-apply r110655 with fixes. Epilogue must restore sp from fp if the function...Evan Cheng2010-08-10
* Revert r110655, "Fix ARM hasFP() semantics. It should return true whenever FPDaniel Dunbar2010-08-10
* Fix test for more architectures. Patch by Tobias Grosser.Jakob Stoklund Olesen2010-08-10
* Fix failing testcase.Tobias Grosser2010-08-10
* Handle TAG_constant for integers.Devang Patel2010-08-10
* Fix ARM hasFP() semantics. It should return true whenever FP register isEvan Cheng2010-08-10
* Have SPU handle halfvec stores aligned by 8 bytes.Kalle Raiskila2010-08-09
* Use sdmem and sse_load_f64 (etc.) for the vectorDale Johannesen2010-08-07
* Fix eabi calling convention when a 64 bit value shadows r3.Rafael Espindola2010-08-06
* Add an option to always emit realignment code for a particular module.Eric Christopher2010-08-05
* Move x86 specific tests into test/CodeGen/X86.Devang Patel2010-08-05
* Move x86-specific tests out of test/Transforms/LoopStrengthReduce andDan Gohman2010-08-05
* tests: CodeGen/X86/GC tests require X86.Daniel Dunbar2010-08-05