summaryrefslogtreecommitdiff
path: root/test/CodeGen
Commit message (Expand)AuthorAge
* Must not produce Tag_CPU_arch_profile for pre-ARMv7 cores (e.g. cortex-m0)Artyom Skrobov2014-01-10
* Make sure -use-init-array has intended effect on all AArch64 ELF targets, not...Kristof Beyls2014-01-10
* [Sparc] Emit retl/ret instead of jmp instruction. It improves the readability...Venkatraman Govindaraju2014-01-10
* [SystemZ] Fix RNSBG bug introduced by r197802Richard Sandiford2014-01-09
* Handle masked rotate amountsRichard Sandiford2014-01-09
* Match the InstCombine form of rotates by X+CRichard Sandiford2014-01-09
* llvm.experimental.stackmap: fix encoding of large constants.Andrew Trick2014-01-09
* Conservatively handle multiple MMOs in MIsNeedChainEdgeHal Finkel2014-01-08
* Teach the DAGCombiner how to fold 'vselect' dag nodes accordingAndrea Di Biagio2014-01-08
* [x86] Disambiguate RET[QL] and fix aliases for 16-bit modeDavid Woodhouse2014-01-08
* AVX-512: Added more intrinsics for pmin/pmax, pabs, blend, pmuldq.Elena Demikhovsky2014-01-08
* [patch] Adjust behavior of FDE cross-section relocs for targets that don't su...Iain Sandoe2014-01-08
* [AArch64 NEON] Fix generating incorrect value type of NEON_VDUPLANEKevin Qin2014-01-08
* Don't assert with private type info variables.Rafael Espindola2014-01-07
* [AArch64]Add support to spill/fill D tuples such as DPair/DTriple/DQuad. Ther...Hao Liu2014-01-07
* [AArch64]Add support to copy D tuples such as DPair/DTriple/DQuad and Q tuple...Hao Liu2014-01-07
* Fix for PR18396: Assertion: MO->isDead "Cannot fold physreg def".Andrew Trick2014-01-07
* [AArch64 NEON] Fixed incorrect immediate used in BIC instruction.Kevin Qin2014-01-07
* ARM IAS: improve .eabi_attribute handlingSaleem Abdulrasool2014-01-07
* ARM MachO: sort out isTargetDarwin/isTargetIOS/... checks.Tim Northover2014-01-06
* XCore Target: correct callee save register spilling when callsUnwindInit is t...Robert Lytton2014-01-06
* XCore target: Lower EH_RETURNRobert Lytton2014-01-06
* XCore target: Lower FRAME_TO_ARGS_OFFSETRobert Lytton2014-01-06
* XCore target: Lower RETURNADDRRobert Lytton2014-01-06
* XCore target: Optimise entsp / retsp selectionRobert Lytton2014-01-06
* XCore target: fix handling of unsized global arrays in large code modelRobert Lytton2014-01-06
* ARM: keep special non-AEABIness of "-darwin-eabi" triples for nowTim Northover2014-01-06
* AVX-512: added intrinsic vcvtpd2ps (with rounding mode and without)Elena Demikhovsky2014-01-06
* [AArch64 NEON] Fix invalid constant used in vselect condition.Kevin Qin2014-01-06
* Remove a failing test to get the buildbots back to green.Bill Wendling2014-01-06
* Try to fix s390x build bot.Bill Wendling2014-01-06
* AVX-512: changed property name from "neverHasSideEffects=1" to "hasSideEffect...Elena Demikhovsky2014-01-05
* AVX-512: Added more intrinsics for convert and min/max.Elena Demikhovsky2014-01-05
* Attempt to fix buildbots by XFAILing some architectures.Bill Wendling2014-01-05
* Emit an error message if the value passed to __builtin_returnaddress isn't a ...Bill Wendling2014-01-05
* [SparcV9]: Implement RETURNADDR and FRAMEADDR lowering in SPARC64. Venkatraman Govindaraju2014-01-04
* [RegAlloc] Make tryInstructionSplit less aggressive.Quentin Colombet2014-01-02
* Make the ARM ABI selectable via SubtargetFeature.Rafael Espindola2014-01-02
* [Sparc] Handle atomic loads/stores in sparc backend.Venkatraman Govindaraju2014-01-01
* [SparcV9]: Custom lower UMULO/SMULO so that the arguments are send to __multi...Venkatraman Govindaraju2014-01-01
* [SparcV9]: Use SRL instead of SLL to clear top 32-bits in ctpop:i32. SLL does...Venkatraman Govindaraju2014-01-01
* AVX-512: Added intrinsics for vcvt, vcvtt, vrndscale, vcmpElena Demikhovsky2014-01-01
* For AArch64 Neon, simplify scalar dup by lane0 for fp.Jiangning Liu2013-12-30
* [AArch64]Add code to spill/fill Q register tuples such as QPair/QTriple/QQuad.Hao Liu2013-12-30
* [AArch64]Can't select shift left 0 of type v1i64Hao Liu2013-12-30
* Fix a bug in DAGcombiner about zero-extend after setcc.Kevin Qin2013-12-30
* [AArch64]Fix the problem that can't select mul of v1i64/v2i64 types.Hao Liu2013-12-30
* Un-XFAILify some tests which are now passing.Bill Wendling2013-12-29
* [SparcV9] Use separate instruction patterns for 64 bit arithmetic instruction...Venkatraman Govindaraju2013-12-29
* [SparcV9] For codegen generated library calls that return float, set inreg fl...Venkatraman Govindaraju2013-12-29
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-29 09:23:14 +0000