summaryrefslogtreecommitdiff
path: root/test/MC
Commit message (Expand)AuthorAge
* MC: Better management of macro argumentsDavid Majnemer2014-01-29
* [mips][msa] Add fill.d instruction.Matheus Almeida2014-01-29
* [mips][msa] Add copy_{u,s}.d.Matheus Almeida2014-01-29
* Enable EHABI by defaultRenato Golin2014-01-29
* MC: Reorganize macro MC test along dialect linesDavid Majnemer2014-01-29
* Tests for mode switchingDavid Woodhouse2014-01-28
* [mips] Fix ELF header flags.Matheus Almeida2014-01-28
* ARM MC: Fix the initial DWARF CFI unwind info at the start of a functionMark Seaborn2014-01-27
* MC: Add support for .cfi_startproc simpleDavid Majnemer2014-01-27
* MC: fix test locations/nameSaleem Abdulrasool2014-01-26
* ARM: improve diagnostics for .word directiveSaleem Abdulrasool2014-01-26
* AsmParser: improve diagnostics for invalid variantsSaleem Abdulrasool2014-01-26
* Implement the missing bits corresponding to .mips_hack_elf_flags.Rafael Espindola2014-01-26
* Move tests that just use llc from test/MC/Mips to test/MC/Codegen.Rafael Espindola2014-01-26
* [Sparc] Add support for sparc relocation types in ELF object file.Venkatraman Govindaraju2014-01-26
* Reverting r199886 (Prevent repetitive warnings for unrecognized processors an...Artyom Skrobov2014-01-25
* This reverts commit r200064 and r200051.Rafael Espindola2014-01-25
* [Mips] Move 2 test cases from MC to CodeGen.Jack Carter2014-01-25
* [Mips] TargetStreamer ELF flag Support for default and commandline options.Jack Carter2014-01-25
* Fix known typosAlp Toker2014-01-24
* [Sparc] Correct quad register list in the asm parser.Venkatraman Govindaraju2014-01-24
* Update the X86 assembler for .intel_syntax to produce an error for invalid baseKevin Enderby2014-01-23
* Update the X86 assembler for .intel_syntax to produce an error for invalidKevin Enderby2014-01-23
* Prevent repetitive warnings for unrecognized processors and featuresArtyom Skrobov2014-01-23
* [Mips] TargetStreamer Support for .set mips16.Jack Carter2014-01-22
* [x86] Allow segment and address-size overrides for INS[BWLQ] (PR9385)David Woodhouse2014-01-22
* [x86] Allow segment and address-size overrides for OUTS[BWLQ] (PR9385)David Woodhouse2014-01-22
* [x86] Allow segment and address-size overrides for MOVS[BWLQ] (PR9385)David Woodhouse2014-01-22
* ]x86] Allow segment and address-size overrides for CMPS[BWLQ] (PR9385)David Woodhouse2014-01-22
* [x86] Allow address-size overrides for SCAS{8,16,32,64} (PR9385)David Woodhouse2014-01-22
* [x86] Allow address-size overrides for STOS[BWLQ] (PR9385)David Woodhouse2014-01-22
* [x86] Allow segment and address-size overrides for LODS[BWLQ] (PR9385)David Woodhouse2014-01-22
* Forgot to add testcase for r198590David Majnemer2014-01-21
* tools: support decoding ARM EHABI opcodes in readobjSaleem Abdulrasool2014-01-21
* ARM IAS: add support for .unwind_raw directiveSaleem Abdulrasool2014-01-21
* ARM IAS: support .personalityindexSaleem Abdulrasool2014-01-21
* [x86] Fix disassembly of MOV16ao16 et al.David Woodhouse2014-01-20
* [x86] Fix 16-bit disassembly of JCXZ/JECXZDavid Woodhouse2014-01-20
* [x86] Rename MOVSD/STOSD/LODSD/OUTSD to MOVSL/STOSL/LODSL/OUTSLDavid Woodhouse2014-01-20
* [x86] Fix disassembly of callw instructionDavid Woodhouse2014-01-20
* [x86] Fix 16-bit handling of OpSize bitDavid Woodhouse2014-01-20
* [x86] Support i386-*-*-code16 triple for emitting 16-bit codeDavid Woodhouse2014-01-20
* ARM: add tlsldo relocationKai Nacke2014-01-20
* [AArch64 NEON] Accept both #0.0 and #0 for comparing with floating point zero...Kevin Qin2014-01-20
* ARM ELF: ensure that the tag types are correctedSaleem Abdulrasool2014-01-19
* ARM: update build attributes for ABI r2.09Saleem Abdulrasool2014-01-19
* ARM: Let the assembler reject v5 instructions in v4 mode.Benjamin Kramer2014-01-18
* Add MLA alias for ARMv4 support.Renato Golin2014-01-17
* Teach x86 asm parser to handle 'opaque ptr' in Intel syntax.Craig Topper2014-01-17
* Teach X86 asm parser to understand 'ZMMWORD PTR' in Intel syntax.Craig Topper2014-01-17
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-02 05:24:43 +0000