summaryrefslogtreecommitdiff
path: root/test
Commit message (Expand)AuthorAge
* [mips] Do not emit ".option pic0" if target is mips64.Akira Hatanaka2013-06-26
* [mips] Improve code generation for constant multiplication using shifts, adds...Akira Hatanaka2013-06-26
* Erase all of the instructions that we RAUWedNadav Rotem2013-06-26
* Add a subtarget feature 'v8' to the ARM backend.Joey Gouly2013-06-26
* Do not add cse-ed instructions into the visited map because we dont want to c...Nadav Rotem2013-06-26
* ARM: fix more cases where predication may or may not be allowedTim Northover2013-06-26
* ARM: allow predicated barriers in Thumb modeTim Northover2013-06-26
* Remove the 'generic' CPU from the ARM eabi attributes printer.Joey Gouly2013-06-26
* [PowerPC] Accept 17-bit signed immediates for addisUlrich Weigand2013-06-26
* [PowerPC] Support symbolic u16imm operandsUlrich Weigand2013-06-26
* ARM: operands should be explicit when disassembledAmaury de la Vieuville2013-06-26
* Suppress llvm/test/Other/can-execute.txt on msys bash.NAKAMURA Takumi2013-06-26
* Optimized integer vector multiplication operation by replacing it with shift/...Elena Demikhovsky2013-06-26
* [asan] workaround for PR16277: don't instrument AllocaInstr with alignment mo...Kostya Serebryany2013-06-26
* [asan] add option -asan-keep-uninstrumented-functionsKostya Serebryany2013-06-26
* SLPVectorizer: support slp-vectorization of PHINodes between basic blocksNadav Rotem2013-06-25
* Print block frequencies in decimal form.Jakob Stoklund Olesen2013-06-25
* R600: Use new getNamedOperandIdx function generated by TableGenTom Stellard2013-06-25
* X86 cost model: Vectorizing integer division is a bad ideaArnold Schwaighofer2013-06-25
* Fix SROA to avoid unnecessary scalar conversions for 1-element vectors.Bob Wilson2013-06-25
* [PowerPC] Support @got modifierUlrich Weigand2013-06-25
* R600: Add v2i32 test for vselectAaron Watry2013-06-25
* R600/SI: Expand xor v2i32/v4i32Aaron Watry2013-06-25
* R600: Add v2i32 test for setcc on evergreenAaron Watry2013-06-25
* R600/SI: Expand urem of v2i32/v4i32 for SIAaron Watry2013-06-25
* R600/SI: Expand udiv v[24]i32 for SI and v2i32 for EGAaron Watry2013-06-25
* R600/SI: Expand ashr of v2i32/v4i32 for SIAaron Watry2013-06-25
* R600/SI: Expand srl of v2i32/v4i32 for SIAaron Watry2013-06-25
* R600/SI: Expand shl of v2i32/v4i32 for SIAaron Watry2013-06-25
* R600/SI: Expand or of v2i32/v4i32 for SIAaron Watry2013-06-25
* R600/SI: Expand mul of v2i32/v4i32 for SIAaron Watry2013-06-25
* R600/SI: Expand and of v2i32/v4i32 for SIAaron Watry2013-06-25
* BlockFrequency: Bump up the entry frequency a bit.Benjamin Kramer2013-06-25
* [PowerPC] Add extended rotate/shift mnemonicsUlrich Weigand2013-06-25
* [PowerPC] Add rldcr/rldic instructionsUlrich Weigand2013-06-25
* [PowerPC] Add extended subtract mnemonicsUlrich Weigand2013-06-25
* Revert "Temporarily enable MI-Sched on X86."Andrew Trick2013-06-25
* R600/SI: Report unaligned memory accesses as legal for > 32-bit typesTom Stellard2013-06-25
* R600: Add support for i32 loads from the constant address space on CaymanTom Stellard2013-06-25
* R600/SI: Add support for v4i32 and v4f32 kernel argsTom Stellard2013-06-25
* R600: Fix typo in R600Schedule.tdTom Stellard2013-06-25
* [PowerPC] Support some miscellaneous mnemonics in the asm parserUlrich Weigand2013-06-24
* [PowerPC] Add some FIXMEsUlrich Weigand2013-06-24
* [PowerPC] Add predicted forms of branchesUlrich Weigand2013-06-24
* Move llvm/test/DebugInfo/arguments.ll to X86, for now. It is still Windows' P...NAKAMURA Takumi2013-06-24
* llvm/test/CodeGen/X86: Add explicit -mtriple=x86_64-unknown-unknown.NAKAMURA Takumi2013-06-24
* llvm/test/CodeGen/X86/legalize-shift-64.ll: Add explicit -mtriple=i686-unknow...NAKAMURA Takumi2013-06-24
* llvm/test/DebugInfo/arguments.ll: Add explicit -mtriple=x86_64-unknown-unknown.NAKAMURA Takumi2013-06-24
* [PowerPC] Add t/f branch mnemonics to asm parserUlrich Weigand2013-06-24
* Reapply 184685 after the SetVector iteration order fix.Arnold Schwaighofer2013-06-24
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-15 12:08:38 +0000