summaryrefslogtreecommitdiff
path: root/utils/TableGen
Commit message (Expand)AuthorAge
* LLVMBuild: Remove trailing newline, which irked me.Daniel Dunbar2011-12-12
* Extract a method.Jakob Stoklund Olesen2011-12-12
* ARM: NEON SHLL instruction immediate operand range checking.Jim Grosbach2011-12-07
* Extend AsmMatcher token literal matching to allow aliasing.Jim Grosbach2011-12-06
* First chunk of MachineInstr bundle support.Evan Cheng2011-12-06
* Tidy up. Fix naming convention stuff for some internal functions.Jim Grosbach2011-12-06
* use space star instead of star spaceSebastian Pop2011-12-06
* add missing point at the end of sentencesSebastian Pop2011-12-06
* ARM NEON VEXT aliases for data type suffices.Jim Grosbach2011-12-02
* TableGen: fix CMake build s'moreDylan Noblesmith2011-12-01
* Add a deterministic finite automaton based packetizer for VLIW architecturesAnshuman Dasgupta2011-12-01
* Replace an assert() with an actual diagnostic.Jim Grosbach2011-11-30
* ARM parsing for VLD1 two register all lanes, no writeback.Jim Grosbach2011-11-30
* llvm_unreachable() is not for user diagnostics....Jim Grosbach2011-11-30
* ARM parsing aliases for VLD1 single register all lanes.Jim Grosbach2011-11-30
* Remove some unnecessary filtering checks from X86 disassembler table build.Craig Topper2011-11-19
* Rename MVT::untyped to MVT::Untyped to match similar nomenclature.Owen Anderson2011-11-16
* Add vmov.f32 to materialize f32 immediate splats which cannot be handled byEvan Cheng2011-11-15
* ARM parsing datatype suffix variants for fixed-writeback VLD1/VST1 instructions.Jim Grosbach2011-11-15
* Tidy up. Formatting.Jim Grosbach2011-11-15
* LLVMBuild: Alphabetize required_libraries lists.Daniel Dunbar2011-11-11
* Remove this from the CMake build since I erased the file.Owen Anderson2011-11-10
* Remove the old-style ARM disassembler, which is no longer used.Owen Anderson2011-11-09
* More AVX2 instructions and their intrinsics.Craig Topper2011-11-06
* build: Add initial cut at LLVMBuild.txt files.Daniel Dunbar2011-11-03
* The TableGen parts of the CMake build are seriously broken. This fixesChandler Carruth2011-11-02
* Allow InstAlias's to use immediate matcher patterns that xform the value.Jim Grosbach2011-10-28
* Allow register classes to match a containing class in InstAliases.Jim Grosbach2011-10-28
* Delete dead code. Nothing ever instantiates this.Jim Grosbach2011-10-27
* Add X86 RORX instructionCraig Topper2011-10-23
* Move various generated tables into read-only memory, fixing up const correctn...Benjamin Kramer2011-10-22
* Assembly parsing for 2-register sequential variant of VLD2.Jim Grosbach2011-10-21
* Assembly parsing for 4-register variant of VLD1.Jim Grosbach2011-10-21
* Assembly parsing for 3-register variant of VLD1.Jim Grosbach2011-10-21
* ARM VLD parsing and encoding.Jim Grosbach2011-10-21
* ARM VTBL (one register) assembly parsing and encoding.Jim Grosbach2011-10-18
* ARM assembly parsing and encoding for VMOV.i64.Jim Grosbach2011-10-18
* ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i32.Jim Grosbach2011-10-18
* ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i16.Jim Grosbach2011-10-17
* ARM NEON "vmov.i8" immediate assembly parsing and encoding.Jim Grosbach2011-10-17
* Fix unused variable warning in the rare circumstance that we have no feature-...Owen Anderson2011-10-17
* Pick low-hanging MatchEntry shrinkage fruit.Benjamin Kramer2011-10-17
* Add X86 PEXTR and PDEP instructions.Craig Topper2011-10-16
* Add X86 BZHI instruction as well as BMI2 feature detection.Craig Topper2011-10-16
* Add X86 INVPCID instruction. Add 32/64-bit predicates to INVEPT, INVVPID, VMR...Craig Topper2011-10-16
* Add X86 BEXTR instruction. This instruction uses VEX.vvvv to encode Operand 3...Craig Topper2011-10-16
* Add support for X86 blsr, blsmsk, and blsi instructions. Required extra work ...Craig Topper2011-10-15
* Add X86 ANDN instruction. Including instruction selection.Craig Topper2011-10-14
* Ban rematerializable instructions with side effects.Jakob Stoklund Olesen2011-10-14
* ARM parsing and encoding for the <option> form of LDC/STC instructions.Jim Grosbach2011-10-12