summaryrefslogtreecommitdiff
path: root/lib/Target
Commit message (Expand)AuthorAge
...
* Add variable IsO32 to MipsTargetLowering.Akira Hatanaka2011-10-28
* Reapply r143202, with a manual decoding hook for SWP. This change inadvertan...Owen Anderson2011-10-28
* Reapply r143177 and r143179 (reverting r143188), with schedulerDan Gohman2011-10-28
* Revert r143202.Owen Anderson2011-10-28
* Specify fixed bits on CPS instructions to enable roundtripping.Owen Anderson2011-10-28
* Thumb2 ADD/SUB instructions encoding selection outside IT block.Jim Grosbach2011-10-28
* Speculatively disable Dan's commits 143177 and 143179 to see ifDuncan Sands2011-10-28
* Eliminate LegalizeOps' LegalizedNodes map and have it just call RAUWDan Gohman2011-10-28
* ARM Allow 'q' registers in VLD/VST vector lists.Jim Grosbach2011-10-28
* Remove the Alpha backend.Dan Gohman2011-10-27
* Add some NEON stores to the VLD decoding hook that were accidentally omitted ...Owen Anderson2011-10-27
* Also set addrmode6 alignment when align==size.Jakob Stoklund Olesen2011-10-27
* ARM isel for vld1, opcode selection for register stride post-index pseudos.Jim Grosbach2011-10-27
* Avoid partial CPSR dependency from loop backedges. rdar://10357570Evan Cheng2011-10-27
* Change the sysexit mnemonic (and sysexitl) to never have the REX.W prefix andKevin Enderby2011-10-27
* Thumb2 t2LDMDB[_UPD] assembly parsing to recognize .w suffix.Jim Grosbach2011-10-27
* Thumb2 t2MVNi assembly parsing to recognize ".w" suffix.Jim Grosbach2011-10-27
* A branch predicated on a constant can just FastEmit an unconditional branch.Chad Rosier2011-10-27
* Rename NonScalarIntSafe to something more appropriate.Lang Hames2011-10-26
* Add a TODO comment. FastISel works by parsing each basic block from the bottomChad Rosier2011-10-26
* Factor a little more code into EmitCmp, which should have been done in the firstChad Rosier2011-10-26
* Use EmitCmp in SelectBranch. No functional change intended.Chad Rosier2011-10-26
* Factor out an EmitCmp function that can be used by both SelectCmp andChad Rosier2011-10-26
* Thumb2 ldr pc-relative encoding fixes.Jim Grosbach2011-10-26
* Fixes an issue reported by -verify-machineinstrs.Rafael Espindola2011-10-26
* ARM parse parenthesized expressions for label references.Jim Grosbach2011-10-26
* This commit introduces two fake instructions MORESTACK_RET andRafael Espindola2011-10-26
* Make sure short memsets on ARM lower to stores, even when optimizing for size.Lang Hames2011-10-26
* Thumb2 remove redundant ".w" suffix from t2MVNCCi pattern.Jim Grosbach2011-10-26
* Revert r142530 at least temporarily while a discussion is had on llvm-commits...James Molloy2011-10-26
* Use a worklist to prevent the iterator from becoming invalidated because of t...Bill Wendling2011-10-26
* Revert part of r142530. The patch potentially hurts performance especiallyEvan Cheng2011-10-26
* Corrects previously incorrect $sp change in MipsCompilationCallback.Bruno Cardoso Lopes2011-10-25
* ARM assembly parsing and encoding for VLD1 with writeback.Jim Grosbach2011-10-25
* Remove the Blackfin backend.Dan Gohman2011-10-25
* Remove the SystemZ backend.Dan Gohman2011-10-24
* Nuke dead code. Nothing generates the VLD1d64QPseudo_UPD instruction.Jim Grosbach2011-10-24
* ARM assembly parsing and encoding for VLD1 w/ writeback.Jim Grosbach2011-10-24
* Don't crash on variable insertelement on ARM. PR10258.Eli Friedman2011-10-24
* ARMConstantPoolMBB::print should print BB number.Evan Cheng2011-10-24
* ARM assembly parsing and encoding for VLD1 w/ writeback.Jim Grosbach2011-10-24
* ARM refactor am6offset usage for VLD1.Jim Grosbach2011-10-24
* Add support to the old JIT for acquire/release loads and stores on x86. PR11...Eli Friedman2011-10-24
* Fix a NEON disassembly case that was broken in the recent refactorings. As m...Owen Anderson2011-10-24
* Change this overloaded use of Sched::Latency to be an overloadedDan Gohman2011-10-24
* Remove the explicit request for "Latency" scheduling from MSP430,Dan Gohman2011-10-24
* Thumb2 LDM instructions can target PC. Make sure to encode it.Jim Grosbach2011-10-24
* Add X86 SARX, SHRX, and SHLX instructions.Craig Topper2011-10-23
* Add X86 RORX instructionCraig Topper2011-10-23
* Add X86 MULX instruction for disassembler.Craig Topper2011-10-23