summaryrefslogtreecommitdiff
path: root/lib/Target
Commit message (Expand)AuthorAge
* [mips] Fix expansion of memory operation if destination register is not a GPR.Matheus Almeida2014-06-18
* [mips] Report correct location when "erroring" about the use of $at when it's...Matheus Almeida2014-06-18
* [mips][mips64r6] Add BLTC and BLTUC instructionsZoran Jovanovic2014-06-18
* [mips] Access $at only if necessary.Matheus Almeida2014-06-18
* Add pattern for unsigned v4i32->v4f64 convert on AVX512.Cameron McInally2014-06-18
* [mips] Update MipsAsmParser so that it's possible to handle immediates that s...Matheus Almeida2014-06-18
* [mips] Implement alias for 'and' and 'or' instructions for all ISAs.Matheus Almeida2014-06-18
* [mips] Remove the last usage of parseRegister from MipsAsmParser.Matheus Almeida2014-06-18
* R600: Implement 64bit SRAJan Vesely2014-06-18
* R600: Implement 64bit SRLJan Vesely2014-06-18
* R600: Implement 64bit SHLJan Vesely2014-06-18
* [AArch64] Fix a pattern match failure caused by creating improper CONCAT_VECTOR.Kevin Qin2014-06-18
* Replace some assert(0)'s with llvm_unreachable.Craig Topper2014-06-18
* Allow X86FastIsel to cope with 64 bit absolute relocationsLouis Gerbarg2014-06-17
* [FastISel][X86] Optimize predicates and fold CMP instructions.Juergen Ributzka2014-06-17
* R600/SI: Make sure target flags are set on pseudo VOP3 instructionsTom Stellard2014-06-17
* R600/SI: Match cttz_zero_undefMatt Arsenault2014-06-17
* R600/SI: Match ctlz_zero_undefMatt Arsenault2014-06-17
* R600: Use LDS and vectors for private memoryTom Stellard2014-06-17
* R600/SI: Add a pattern for llvm.AMDGPU.barrier.globalTom Stellard2014-06-17
* SelectionDAG: Expand i64 = FP_TO_SINT i32Tom Stellard2014-06-17
* R600/SI: Re-initialize the m0 register after using it for indirect addressingTom Stellard2014-06-17
* [FastISel][X86] Fix previous refactoring commit (r211077)Juergen Ributzka2014-06-17
* Fix memory leak of RegScavenger accidentally added in r211037.James Molloy2014-06-17
* AArch64: estimate inline asm length during branch relaxationTim Northover2014-06-17
* [FastISel][X86] Refactor the code to get the X86 condition from a helper func...Juergen Ributzka2014-06-16
* Add load/store functionalityReed Kotler2014-06-16
* AArch64: Add backend intrinsic for rbit.Jim Grosbach2014-06-16
* ARM: intrinsic support for rbit.Jim Grosbach2014-06-16
* [PPC64] Fix PR19893 - improve code generation for local function addressesBill Schmidt2014-06-16
* Since the DataLayout is always found off of the subtarget go aheadEric Christopher2014-06-16
* Improve comments for r211040Louis Gerbarg2014-06-16
* ARM: implement correct atomic operations on v7MTim Northover2014-06-16
* Fix illegal relocations in X86FastISelLouis Gerbarg2014-06-16
* Refactor the disabling of Thumb-1 LDM/STM generationJames Molloy2014-06-16
* [AArch64] Remove dead code.Tilmann Scheller2014-06-16
* Hook up vector int_ctlz for AVX512.Cameron McInally2014-06-16
* [mips][mips64r6] ssnop is deprecated on MIPS32r6/MIPS64r6Daniel Sanders2014-06-16
* [mips][mips64r6] cl[oz], and dcl[oz] are re-encoded in MIPS32r6/MIPS64r6Daniel Sanders2014-06-16
* [mips][mips64r6] ll, sc, lld, and scd are re-encoded on MIPS32r6/MIPS64r6.Daniel Sanders2014-06-16
* [AArch64] Fix a fencepost error in lowering for llvm.aarch64.neon.uqshl.James Molloy2014-06-16
* [mips][mips64r6] [ls][wd]c2 were re-encoded with 11-bit signed immediates rat...Daniel Sanders2014-06-16
* ARMEB: Fix trunc store for vector typesChristian Pirker2014-06-16
* Fix copy paste errorMatt Arsenault2014-06-15
* R600: Remove a few more things from AMDILISelLoweringMatt Arsenault2014-06-15
* R600: Fix assert on vector sdivMatt Arsenault2014-06-15
* R600: Move / cleanup more leftover AMDIL stuff.Matt Arsenault2014-06-15
* R600: Move division custom lowering out of AMDILISelLoweringMatt Arsenault2014-06-15
* Temporarily revert r210953 in an attempt to bring the ARM buildbotsEric Christopher2014-06-15
* R600: Report that integer division is expensive.Matt Arsenault2014-06-15
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-02 20:41:54 +0000