summaryrefslogtreecommitdiff
path: root/test/CodeGen
Commit message (Expand)AuthorAge
* R600/SI: Add FP mode bits to binary.Matt Arsenault2014-06-26
* [X86] Improve the selection of SSE3/AVX addsub instructions. Andrea Di Biagio2014-06-26
* R600: Fix vector FMAMatt Arsenault2014-06-26
* [FastISel][X86] Only fold the cmp into the select when both instructions are ...Juergen Ributzka2014-06-25
* [X86] Always prefer to lower a VECTOR_SHUFFLE into a BLENDI instead of SHUFP ...Andrea Di Biagio2014-06-25
* Rename loop unrolling and loop vectorizer metadata to have a common prefix.Eli Bendersky2014-06-25
* [x86] Add intrinsics for the pshufd, pshuflw, and pshufhw instructions.Chandler Carruth2014-06-25
* Re-apply r211399, "Generate native unwind info on Win64" with a fix to ignore...NAKAMURA Takumi2014-06-25
* [X86] Add target combine rule to select ADDSUB instructions from a build_vectorAndrea Di Biagio2014-06-25
* Fix a regression from r211653.Rafael Espindola2014-06-25
* CodeGen/X86/pr20088.ll: Add -march=x86-64, or llc fails due to non-x86 defaul...NAKAMURA Takumi2014-06-25
* [FastISel][X86] Fold XALU condition into branch and compare.Juergen Ributzka2014-06-24
* R600: Promote i64 stores to v2i32Tom Stellard2014-06-24
* Print a=b as an assignment.Rafael Espindola2014-06-24
* R600: Fix inconsistency in rsq instructions.Matt Arsenault2014-06-24
* Fix up scoping in a few tests (and delete one that validates unnecessary beha...David Blaikie2014-06-24
* [PPC64] Fix PR20071 (fctiduz generated for targets lacking that instruction)Bill Schmidt2014-06-24
* vpblend intrinsics combines as shifts intrinsics due to absence return stmt b...Robert Khasanov2014-06-24
* Resubmit commit r211533Weiming Zhao2014-06-24
* ARM: Fix TPsoft for Thumb modeChristian Pirker2014-06-24
* [AArch64] Fix a build_vector pattern match failKevin Qin2014-06-24
* [FastISel][X86] Lower unsupported selects to control-flow.Juergen Ributzka2014-06-23
* [FastISel][X86] Add support for floating-point select.Juergen Ributzka2014-06-23
* [FastISel][X86] Optimize selects when the condition comes from a compare.Juergen Ributzka2014-06-23
* [Mips] Add a target streamer when creating a null streamer.Rafael Espindola2014-06-23
* R600/SI: Fix div_scale intrinsic.Matt Arsenault2014-06-23
* ARMEB: Vector extend operationsChristian Pirker2014-06-23
* R600: Move add/sub with overflow out of AMDILISelLoweringMatt Arsenault2014-06-23
* R600/SI: Handle i64 sub.Matt Arsenault2014-06-23
* [PowerPC] Allow stack frames without parameter save areaUlrich Weigand2014-06-23
* [PowerPC] Fix on-stack AltiVec arguments with 64-bit SVR4Ulrich Weigand2014-06-23
* Revert r211399, "Generate native unwind info on Win64"NAKAMURA Takumi2014-06-22
* R600: Add udivrem testJan Vesely2014-06-22
* Fix PR20087 by using the source index when changing the vector loadFilipe Cabecinhas2014-06-22
* Legalizer: Add support for splitting insert_subvectors.Benjamin Kramer2014-06-21
* [X86] Add ISel patterns to select SSE3/AVX ADDSUB instructions.Andrea Di Biagio2014-06-21
* Generate native unwind info on Win64Reid Kleckner2014-06-20
* R600/SI: Add patterns for ctpop inside a branchTom Stellard2014-06-20
* R600/SI: Add a pattern for f32 ftruncTom Stellard2014-06-20
* R600: Expand vector flog2Tom Stellard2014-06-20
* R600: Expand vector fexp2Tom Stellard2014-06-20
* R600/SI: Add a VALU pattern for i64 xorTom Stellard2014-06-20
* [PowerPC] Fix small argument stack slot offset for LEUlrich Weigand2014-06-20
* Move test so that it is skipped if the ARM target is not enabled.Rafael Espindola2014-06-20
* Emit the ARM build attributes ABI_PCS_wchar_t and ABI_enum_size.Oliver Stannard2014-06-20
* ps][mips64r6] Added LSA/DLSA instructionsZoran Jovanovic2014-06-20
* Fix typosAlp Toker2014-06-19
* [X86] Teach how to combine horizontal binop even in the presence of undefs.Andrea Di Biagio2014-06-19
* R600: Add a few tests I forgot to add.Matt Arsenault2014-06-19
* R600/SI: Add intrinsics for various math instructions.Matt Arsenault2014-06-19
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-29 06:15:55 +0000