summaryrefslogtreecommitdiff
path: root/test/MC
Commit message (Expand)AuthorAge
* This reverts r155000.Joey Gouly2013-06-20
* [MC] Support @ variants with directional labelsUlrich Weigand2013-06-20
* [PowerPC] Optimize @ha/@l constructsUlrich Weigand2013-06-20
* [PowerPC] Support compare mnemonics with implied CR0Ulrich Weigand2013-06-20
* Optimize register parsing for MipsAsmParser. Allow symbolic aliases for FPU r...Vladimir Medic2013-06-20
* [MC/DWARF] Generate multiple .debug_line entries for adjacent .loc directivesUlrich Weigand2013-06-19
* ARM: Add optional datatype suffix to NEON mvn asm syntax.Jim Grosbach2013-06-18
* Change the arm assembler to support this from the v7c spec:Kevin Enderby2013-06-18
* Mips ELF: Mark object file as ABI compliant Jack Carter2013-06-18
* Add support for encoding the HLE XACQUIRE and XRELEASE prefixes.Stefanus Du Toit2013-06-18
* ARM: fix literal load with positive offset encodingAmaury de la Vieuville2013-06-18
* ARM: add operands pre-writeback variants when neededAmaury de la Vieuville2013-06-18
* ARM: fix thumb literal loads decodingAmaury de la Vieuville2013-06-18
* ARM: thumb stores cannot use PC as dest registerAmaury de la Vieuville2013-06-18
* AArch64: print relocation addends if present on AArch64Tim Northover2013-06-17
* ARM: fix thumb coprocessor instruction with pre-writeback disassemblyAmaury de la Vieuville2013-06-14
* ARM: fix B decodingAmaury de la Vieuville2013-06-13
* ARM: fix t2am_imm8_offset operand printing for imm=#-0Amaury de la Vieuville2013-06-13
* X86: Make the cmov aliases work with intel syntax too.Benjamin Kramer2013-06-13
* [MC/DWARF] Support .debug_frame / .debug_line code alignment factorsUlrich Weigand2013-06-12
* [PowerPC] Use assembler source in MC testsUlrich Weigand2013-06-12
* Rework r183728, suppress assert(0) for now. Its behavior depends on assertion...NAKAMURA Takumi2013-06-11
* It adds support for negative zero offsets for loads and stores.Mihai Popa2013-06-11
* This patch adds support for FPINST/FPINST2 as operands to vmsr/vmrs. These ar...Mihai Popa2013-06-11
* ARM: Enforce decoding rules for VLDn instructionsAmaury de la Vieuville2013-06-11
* ARM: Fix STREX/LDREX reecodingAmaury de la Vieuville2013-06-11
* Tweak a couple of tests on win32 hosts with +Asserts.NAKAMURA Takumi2013-06-11
* ARM: diagnose ARM/Thumb assembly switches on CPUs only supporting one.Tim Northover2013-06-10
* [PowerPC] Support extended sc mnemonicUlrich Weigand2013-06-10
* [PowerPC] Support branch mnemonics with implied CR0Ulrich Weigand2013-06-10
* ARM: ISB cannot be passed the same options as DMBAmaury de la Vieuville2013-06-10
* Fix ARM unwind opcode assembler in several cases.Logan Chien2013-06-09
* ARM: fix VMOVvnf32 decoding when ambiguous with VCVTAmaury de la Vieuville2013-06-08
* ARM: enforce SRS decoding constraintsAmaury de la Vieuville2013-06-08
* ARM: fix CPS decoding when ambiguous with QADDAmaury de la Vieuville2013-06-08
* ARM: fix VCVT decodingAmaury de la Vieuville2013-06-08
* Don't hide the first ELF symbol.Rafael Espindola2013-06-05
* This is a simple patch that changes RRX and RRXS to accept all registers as o...Mihai Popa2013-06-05
* ARM: permit upper-case BE/LE on setend instructionTim Northover2013-05-31
* ARM: add fstmx and fldmx instructions for assemblyTim Northover2013-05-31
* ARM: fix VEXT encoding corner caseTim Northover2013-05-31
* Change how we iterate over relocations on ELF.Rafael Espindola2013-05-30
* [SystemZ] Immediate compare-and-branch supportRichard Sandiford2013-05-29
* Mips assembler: Improve set register alias handlingJack Carter2013-05-28
* [SystemZ] Register compare-and-branch supportRichard Sandiford2013-05-28
* Add support for DWARF line number table entries for values in the instructionCameron Zwarich2013-05-25
* [SystemZ] Improve AsmParser handling of invalid instructionsRichard Sandiford2013-05-24
* [SystemZ] Improve AsmParser register parsingRichard Sandiford2013-05-24
* VSTn instructions have a number of encoding constraints which are not impleme...Mihai Popa2013-05-20
* Q registers are encoded in fields of the same length as D registers. As Q reg...Mihai Popa2013-05-20
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-28 11:28:36 +0000