summaryrefslogtreecommitdiff
path: root/test/CodeGen
Commit message (Expand)AuthorAge
* Fixup PPC Darwin i1 argument handlingHal Finkel2014-03-06
* When using CR bit registers on PPC32, handle the i1 vaarg caseHal Finkel2014-03-06
* [Mips] Testcase typo fix. No functionality change.Jack Carter2014-03-05
* With PPC CR bit registers, handle int_to_fp on older coresHal Finkel2014-03-05
* Always print the implicit .text at the start of an asm file.Rafael Espindola2014-03-05
* Lower AVX v4i64->v4i32 truncate to one shuffle.Cameron McInally2014-03-05
* ARM: Correctly align arguments after a byval struct is passed on the stackOliver Stannard2014-03-05
* Make stackmap machineinstrs clobber the scratch regs too.Andrew Trick2014-03-05
* Check for dynamic allocas and inline asm that clobbers sp before buildingHans Wennborg2014-03-05
* [XCore] Fix call of absolute address.Richard Osborne2014-03-04
* [mips][msa] Correct the behaviour of the COPY_FW pseudo on lanes 2 and 3.Daniel Sanders2014-03-04
* Revert "[AArch64] This is a work in progress to provide a machine description"Chad Rosier2014-03-04
* [AArch64] This is a work in progress to provide a machine descriptionChad Rosier2014-03-03
* [mips] Prevent %lo relocation being used on MSA loads and stores.Daniel Sanders2014-03-03
* Add a PPC inline asm constraint type for single CR bitsHal Finkel2014-03-02
* AVX-512: Fixed extract_vector_elt for v8i1 vectorElena Demikhovsky2014-03-02
* R600: Add failing control flow tests.Matt Arsenault2014-03-01
* Remove extra truncs/exts around i32 bit operations on PPC64Hal Finkel2014-03-01
* [Sparc] Add support for parsing directives in SparcAsmParser.Venkatraman Govindaraju2014-03-01
* [Sparc] Emit 'restore' instead of 'restore %g0, %g0, %g0'. This improves the ...Venkatraman Govindaraju2014-03-01
* SpillPlacement: fix a bug in iterate.Manman Ren2014-02-28
* R600/SI: Expand all v16[if]32 operationsTom Stellard2014-02-28
* CommandLine: Exit successfully for -version and -helpJustin Bogner2014-02-28
* Test commitAdam Nemet2014-02-28
* Fixed operand of SC microMIPS instruction.Zoran Jovanovic2014-02-28
* Swap PPC isel operands to allow for 0-foldingHal Finkel2014-02-28
* Add CR-bit tracking to the PowerPC backend for i1 valuesHal Finkel2014-02-28
* Lower FNEG just like FABS to fneg[ds] and fmov[ds], thus avoidingRoman Divacky2014-02-27
* Debug info: Remove ARMAsmPrinter::EmitDwarfRegOp(). AsmPrinter can nowAdrian Prantl2014-02-27
* [XCore] Support functions returning more than 4 words.Richard Osborne2014-02-27
* Revert r202396, r202397.Richard Osborne2014-02-27
* [XCore] Support functions returning more than 4 words.Richard Osborne2014-02-27
* [XCore] Target optimized library function __memcpy_4()Richard Osborne2014-02-27
* [XCore] Add dag combines for instructions that ignore some input bits.Richard Osborne2014-02-27
* [XCore] Provide information about known zero bits of resource instructions.Richard Osborne2014-02-27
* Stop test/CodeGen/X86/v4i32load-crash.ll targeting non-X86-64 targets.Daniel Sanders2014-02-27
* R600/SI: Optimize SI_KILL for constant operandsMichel Danzer2014-02-27
* R600/SI: Allow SI_KILL for geometry shadersMichel Danzer2014-02-27
* Use regnum regex in an XCore test case.Andrew Trick2014-02-26
* Very temporarily XFAILing a test. Will be fixed shortly.Andrew Trick2014-02-26
* Add a limit to the heuristic that register allocates instructions in local or...Andrew Trick2014-02-26
* Lower unsigned vsetcc to psubus in certain casesQuentin Colombet2014-02-26
* AArch64: simplify tbl/tbx polymorphismTim Northover2014-02-26
* ARMv8 IfConversion must skip narrow instructions that a) define CPSR and b) w...Artyom Skrobov2014-02-26
* Stop test/CodeGen/ARM/a15.ll targetting non-ARM targets.Daniel Sanders2014-02-26
* R600/SI: Custom select 64-bit ADDTom Stellard2014-02-25
* Account for 128-bit integer operations in PPCCTRLoopsHal Finkel2014-02-25
* Store a DataLayout in Module.Rafael Espindola2014-02-25
* [XCore] Add intrinsic for CLRPT (clear port time) instruction.Richard Osborne2014-02-25
* [XCore] Add intrinsic for EDU (event disable unconditional) instruction.Richard Osborne2014-02-25